



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/587,496	06/02/2000	Brian Bailey		7286

24197 7590 10/18/2005  
KLARQUIST SPARKMAN, LLP  
121 SW SALMON STREET  
SUITE 1600  
PORTLAND, OR 97204

EXAMINER

SHARON, AYAL I

ART UNIT	PAPER NUMBER
----------	--------------

2123

DATE MAILED: 10/18/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	<b>Application No.</b> 09/587,496	<b>Applicant(s)</b> BAILEY ET AL.	
	<b>Examiner</b> Ayal I. Sharon	<b>Art Unit</b> 2123	

**-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --**

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 28 July 2005.
- 2a) ☒ This action is **FINAL**.                      2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1,2,4-8,10-23 and 26-42 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1,2,4,10,14,18,20-23,26,28-30 and 33-42 is/are rejected.
- 7) ☒ Claim(s) 5-8,11-13,15-17,19,27 and 31 is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 02 June 2000 is/are: a) ☐ accepted or b) ☒ objected to by the Examiner.  
     Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
     Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All    b) ☐ Some \*    c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- |   |   |
|---|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)             | 4) <input type="checkbox"/> Interview Summary (PTO-413)                     |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)    | Paper No(s)/Mail Date. _____  |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| Paper No(s)/Mail Date _____   | 6) <input type="checkbox"/> Other: _____                                    |

## **DETAILED ACTION**

### ***Introduction***

1. Claims 1-2, 4-8, 10-23 and 26-42 of U.S. Application 09/587,496, originally filed on 06/02/2000, are currently pending.

### ***Drawings***

2. The draftsperson has objected to the drawings submitted on 06/02/0000. Please see form PTO-948, mailed with the first Office Action, for details of the objections.

### ***Allowable Subject Matter***

3. Claims 5-8, 11-13, 15-17, 19, 27 and 31-32 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and all intervening claims.

### ***Claim Rejections - 35 USC § 102***

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

Art Unit: 2123

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

5. The prior art used for these rejections is as follows:
6. Hellestrand et al. U.S. Patent 6,263,302. (Henceforth referred to as **"Hellestrand"**).
7. The claim rejections are hereby summarized for Applicant's convenience. The detailed rejections follow.
8. **Claims 1-2, 4, 10, 14, 18, 20-23, 26, 28-30, and 33-42 are rejected under 35 U.S.C. 102(e) as being anticipated by Hellestrand.**
9. In regards to claim 1, Hellestrand teaches the following limitations:
  1. (Previously Presented) A method comprising: retrieving state configuration information from a state server of a hardware/software co-simulation, the hardware/software co-simulation comprising:  
simulation of at least one memory device by a logic simulator, the logic simulator comprising a memory interface model and a memory store;  
(Hellestrand, especially: Fig.1 and col.10, lines 15-35)

Examiner interprets that Applicant's "logic simulator" corresponds to Hellestrand's "Description of Target Circuitry" (Item 105, Fig.1).

Examiner interprets that Applicant's "memory interface model" corresponds to Hellestrand's "Memory model" (Item 122, Fig.1).

Examiner interprets that Applicant's "memory store" corresponds to Hellestrand's "host computer system" (col.10, lines 15-24). Hellestrand teaches (col.10, lines 15-24) that "... the hardware simulator provides for simulating at least some of the operations of the target memory by running a hardware model 122 of the target memory, with the contents of the simulated target memory stored in the host computer system."

simulation of a microprocessor at least in part by a first bus interface model, the simulation of the microprocessor executing software stored in the simulation of the at least one memory device;

Art Unit: 2123

(Hellestrand, especially: Fig.1 and col.9, lines 52-62 and col.10, lines 24-48)

Examiner interprets that Applicant's "bus interface model" corresponds to Hellestrand's "Bus model" (Item 124, Fig.1).

Examiner interprets that Applicant's "... software stored in the simulation of the at least one memory device" corresponds to Hellestrand's "Analyzed version of the user program" (Item 111, Fig.1 and col.9, lines 52-62).

Hellestrand teaches (col.9, lines 52-56) that "Processor simulator 107 simulates execution of a user program 109 on the target processor by executing an analyzed version of the user program 111 of the user program 109."

a first kernel managing access to the memory store; and

(Hellestrand, especially: Fig.1 and col.9, line 65 to col.10, line 4)

Examiner interprets that Applicant's two "kernels" correspond to Hellestrand's "memory mapper" (Item 125, Fig.1).

a second kernel comprising a co-simulation manager and a memory manager; and providing a client of the hardware/software co-simulation access to a server state of the state server based on the state configuration information, wherein the state configuration information comprises memory mapping, symbol allocation, and symbol type.

(Hellestrand, especially: Fig.1 and col.9, lines 52 to col.10, line 15)

Examiner interprets that Applicant's two "kernels" correspond to Hellestrand's "memory mapper" (Item 125, Fig.1).

Hellestrand teaches (col.9, line 65 to col.10, line 4) that "... the processor simulator includes ... a memory mapper 125 that translates between host memory addresses and target memory addresses using memory mapping information 108 relating host addresses to target addresses."

Hellestrand also teaches the use of a "memory allocation simulator" (Item 123, Fig.1). Hellestrand teaches (col.11, lines 10-30) that "In the case the processor simulator includes the memory allocation simulator 123, analysis further includes inserting hooks in the user program to invoke the memory allocation simulator...".

Examiner interprets that these "hooks" correspond to symbol allocation and symbol type info.

10. In regards to claim 2, Hellestrand teaches the following limitations:

2. (Original) The method of claim 1 wherein the state server defines an address space or a virtual address space in the hardware/software co-simulation.

(Hellestrand, especially: Fig.1 and col.9, lines 52 to col.10, line 15)

Hellestrand teaches (col.9, line 65 to col.10, line 4) that "... the processor simulator includes ... a memory mapper 125 that translates between host memory addresses and target memory addresses using memory mapping information 108 relating host addresses to target addresses."

11. In regards to claim 4,

4. (Original) The method of claim 1 further comprising: registering the client with a co-simulation interface; and associating the client with at least one state server in the hardware/software co-simulation.

(Hellestrand, especially: col.10, lines 4-14)

Hellestrand teaches (col.10, lines 4-14) that "An interface mechanism 119 is coupled to both the processor simulator 107 and the hardware simulator 103 and enables communication between processor simulator 107 and the hardware simulator 103. Processor simulator 107 includes a communication mechanism 141 to pass information to the hardware simulator 103 using the interface mechanism when an event requires interaction of user program 109 with the target digital circuitry."

12. In regards to claim 10,

10. (Original) The method of claim 1 further comprising: requesting the state configuration information, said state configuration information to define at least one memory location comprising the server state.

(Hellestrand, especially: col.9, line 60 to col.10, line 4)

Hellestrand teaches that (col.9, line 60 to col.10, line 4) "...the processor simulator 107 generates accurate execution timing information incorporating the target processor instruction timing ..." and "Furthermore, for a processor that includes a cache, the processor simulator includes a cache simulator 121 executing a cache model, and a memory mapper 125 ..."

13. In regards to claim 14,

14. (Original) The method of claim 1 wherein providing the client access comprises: performing a memory operation on at least one memory location based on the state configuration information.

(Hellestrand, especially: col.9, line 60 to col.10, line 4)

Hellestrand teaches that (col.9, line 60 to col.10, line 4) "...the processor simulator 107 generates accurate execution timing information incorporating the target processor instruction timing ..." and "Furthermore, for a processor that includes a cache, the processor simulator includes a cache simulator 121 executing a cache model, and a memory mapper 125 that translates between

Art Unit: 2123

host memory addresses and target memory addresses using memory mapping information 108 relating host addresses to target addresses.”

Examiner finds the act of performing a memory operation on a memory location Based on state configuration information to be inherent, because changing the values of stored variables always involve a overwriting the recorded value.

14. In regards to claim 18,

18. (Original) The method of claim 1 further comprising:

receiving stimulus based on the server state;  
and applying the stimulus to the hardware/software co-simulation.  
(Hellestrand, especially: col.9, line 60 to col.10, line 4)

Hellestrand teaches that (col.9, line 60 to col.10, line 4) “...the processor simulator 107 generates accurate execution timing information incorporating the target processor instruction timing ...” and “Furthermore, for a processor that includes a cache, the processor simulator includes a cache simulator 121 executing a cache model, and a memory mapper 125 that translates between host memory addresses and target memory addresses using memory mapping information 108 relating host addresses to target addresses.”

15. In regards to claim 20, Hellestrand teaches the following limitations:

20. (Previously Presented) A method comprising:

accessing a software state from a hardware simulation process in a hardware/software co-simulation, the hardware/software co-simulation comprising:  
(Hellestrand, especially: Fig.1 and col.10, lines 15-35)

simulation of at least one memory device by a logic simulator, the logic simulator comprising a memory interface model and a memory store;  
(Hellestrand, especially: Fig.1 and col.10, lines 15-35)

Examiner interprets that Applicant’s “logic simulator” corresponds to Hellestrand’s “Description of Target Circuitry” (Item 105, Fig.1).

Examiner interprets that Applicant’s “memory interface model” corresponds to Hellestrand’s “Memory model” (Item 122, Fig.1).

Examiner interprets that Applicant’s “memory store” corresponds to Hellestrand’s “host computer system” (col.10, lines 15-24). Hellestrand teaches (col.10, lines 15-24) that “... the hardware simulator provides for simulating at least some of the operations of the target memory by running a hardware model 122 of the

Art Unit: 2123

target memory, with the contents of the simulated target memory stored in the host computer system.”

simulation of a microprocessor at least in part by a first bus interface model, the simulation of the microprocessor executing software stored in the simulation of the at least one memory device;

(Hellestrand, especially: Fig.1 and col.9, lines 52-62 and col.10, lines 24-48)

Examiner interprets that Applicant’s “bus interface model” corresponds to Hellestrand’s “Bus model” (Item 124, Fig.1).

Examiner interprets that Applicant’s “... software stored in the simulation of the at least one memory device” corresponds to Hellestrand’s “Analyzed version of the user program” (Item 111, Fig.1 and col.9, lines 52-62).

Hellestrand teaches (col.9, lines 52-56) that “Processor simulator 107 simulates execution of a user program 109 on the target processor by executing an analyzed version of the user program 111 of the user program 109.”

a first kernel managing access to the memory store; and

(Hellestrand, especially: Fig.1)

Examiner interprets that Applicant’s two “kernels” correspond to Hellestrand’s “memory mapper” (Item 125, Fig.1).

a second kernel comprising a co-simulation manager and a memory manager; and providing access to the software state to a client of the hardware/software co-simulation.

(Hellestrand, especially: Fig.1 and col.9, lines 52 to col.10, line 15)

Examiner interprets that Applicant’s two “kernels” correspond to Hellestrand’s “memory mapper” (Item 125, Fig.1).

Hellestrand teaches (col.9, line 65 to col.10, line 4) that “... the processor simulator includes ... a memory mapper 125 that translates between host memory addresses and target memory addresses using memory mapping information 108 relating host addresses to target addresses.”

Hellestrand also teaches the use of a “memory allocation simulator” (Item 123, Fig.1). Hellestrand teaches (col.11, lines 10-30) that “In the case the processor simulator includes the memory allocation simulator 123, analysis further includes inserting hooks in the user program to invoke the memory allocation simulator...”.

Examiner interprets that these “hooks” correspond to symbol allocation and symbol type info.

16. In regards to claim 21, Hellestrand teaches the following limitations:



Art Unit: 2123

21. (Previously Presented) A machine readable storage medium having stored thereon machine executable instructions, execution of said machine executable instructions to implement a method comprising:

(Hellestrand, especially: Fig.1 and col.10, lines 15-35)

retrieving state configuration information from a state server of a hardware/software co-simulator, the hardware/software co-simulator comprising:

(Hellestrand, especially: Fig.1 and col.9 lines 52-63)

Hellestrand teaches (col.10, lines 7-11) that "Processor simulator 107 simulates execution of a user program 109 on the target processor by executing an analyzed version of the user program 111 of the user program 109. ... The analyzed version includes the user program, and timing information on how the target processor would execute the user program 109 such that while the host processor executes the analyzed version 111 of the user program, the processor simulator 107 generates accurate execution timing information incorporating the target processor instruction timing as if the user program 109 was executing on the target processor."

Examiner interprets that this "timing information" is a form of state configuration configuration information.

simulation of at least one memory device by a logic simulator, the logic simulator comprising a memory interface model and a memory store;

(Hellestrand, especially: Fig.1 and col.10, lines 15-35)

Examiner interprets that Applicant's "logic simulator" corresponds to Hellestrand's "Description of Target Circuitry" (Item 105, Fig.1).

Examiner interprets that Applicant's "memory interface model" corresponds to Hellestrand's "Memory model" (Item 122, Fig.1).

Examiner interprets that Applicant's "memory store" corresponds to Hellestrand's "host computer system" (col.10, lines 15-24). Hellestrand teaches (col.10, lines 15-24) that "... the hardware simulator provides for simulating at least some of the operations of the target memory by running a hardware model 122 of the target memory, with the contents of the simulated target memory stored in the host computer system."

simulation of a microprocessor at least in part by a first bus interface model, the simulation of the microprocessor executing software stored in the simulation of the at least one memory device;

(Hellestrand, especially: Fig.1 and col.9, lines 52-62 and col.10, lines 24-48)

Examiner interprets that Applicant's "bus interface model" corresponds to Hellestrand's "Bus model" (Item 124, Fig.1).

Art Unit: 2123

Examiner interprets that Applicant's "... software stored in the simulation of the at least one memory device" corresponds to Hellestrand's "Analyzed version of the user program" (Item 111, Fig.1 and col.9, lines 52-62).

Hellestrand teaches (col.9, lines 52-56) that "Processor simulator 107 simulates execution of a user program 109 on the target processor by executing an analyzed version of the user program 111 of the user program 109."

a first kernel managing access to the memory store; and  
(Hellestrand, especially: Fig.1 and col.9, line 65 to col.10, line 4)

Examiner interprets that Applicant's two "kernels" correspond to Hellestrand's "memory mapper" (Item 125, Fig.1).

a second kernel comprising a co-simulation manager and a memory manager; and providing a client of the hardware/software co-simulation access to a server state of the state server based on the state configuration information, wherein the state configuration information comprises memory mapping, symbol allocation, and symbol type.  
(Hellestrand, especially: Fig.1 and col.9, lines 52 to col.10, line 15)

Examiner interprets that Applicant's two "kernels" correspond to Hellestrand's "memory mapper" (Item 125, Fig.1).

Hellestrand teaches (col.9, line 65 to col.10, line 4) that "... the processor simulator includes ... a memory mapper 125 that translates between host memory addresses and target memory addresses using memory mapping information 108 relating host addresses to target addresses."

Hellestrand also teaches the use of a "memory allocation simulator" (Item 123, Fig.1). Hellestrand teaches (col.11, lines 10-30) that "In the case the processor simulator includes the memory allocation simulator 123, analysis further includes inserting hooks in the user program to invoke the memory allocation simulator..."

Examiner interprets that these "hooks" correspond to symbol allocation and symbol type info.

17. In regards to claim 22, Hellestrand teaches the following limitations:

22. (Previously Presented) A machine readable storage medium having stored thereon machine executable instructions, execution of said machine executable instructions to implement a method comprising: accessing a software state from a hardware simulation process in a hardware/software co-simulation, the hardware/software co-simulation comprising: simulation of at least one memory device by a logic simulator, the logic simulator comprising a memory interface model and a memory store;  
(Hellestrand, especially: Fig.1 and col.10, lines 15-35)

Examiner interprets that Applicant's "logic simulator" corresponds to Hellestrand's "Description of Target Circuitry" (Item 105, Fig.1).

Examiner interprets that Applicant's "memory interface model" corresponds to Hellestrand's "Memory model" (Item 122, Fig.1).

Examiner interprets that Applicant's "memory store" corresponds to Hellestrand's "host computer system" (col.10, lines 15-24). Hellestrand teaches (col.10, lines 15-24) that "... the hardware simulator provides for simulating at least some of the operations of the target memory by running a hardware model 122 of the target memory, with the contents of the simulated target memory stored in the host computer system."

simulation of a microprocessor at least in part by a first bus interface model, the simulation of the microprocessor executing software stored in the simulation of the at least one memory device;

(Hellestrand, especially: Fig.1 and col.9, lines 52-62 and col.10, lines 24-48)

Examiner interprets that Applicant's "bus interface model" corresponds to Hellestrand's "Bus model" (Item 124, Fig.1).

Examiner interprets that Applicant's "... software stored in the simulation of the at least one memory device" corresponds to Hellestrand's "Analyzed version of the user program" (Item 111, Fig.1 and col.9, lines 52-62).

Hellestrand teaches (col.9, lines 52-56) that "Processor simulator 107 simulates execution of a user program 109 on the target processor by executing an analyzed version of the user program 111 of the user program 109."

a first kernel managing access to the memory store; and

(Hellestrand, especially: Fig.1 and col.9, line 65 to col.10, line 4)

Examiner interprets that Applicant's two "kernels" correspond to Hellestrand's "memory mapper" (Item 125, Fig.1).

a second kernel comprising a co-simulation manager and a memory manager; and providing access to the software state to a client of the hardware/software co-simulation.

(Hellestrand, especially: Fig.1 and col.9, lines 52 to col.10, line 15)

Examiner interprets that Applicant's two "kernels" correspond to Hellestrand's "memory mapper" (Item 125, Fig.1).

Hellestrand teaches (col.9, line 65 to col.10, line 4) that "... the processor simulator includes ... a memory mapper 125 that translates between host

Art Unit: 2123

memory addresses and target memory addresses using memory mapping information 108 relating host addresses to target addresses.”

Hellestrand also teaches the use of a “memory allocation simulator” (Item 123, Fig.1). Hellestrand teaches (col.11, lines 10-30) that “In the case the processor simulator includes the memory allocation simulator 123, analysis further includes inserting hooks in the user program to invoke the memory allocation simulator...”.

Examiner interprets that these “hooks” correspond to symbol allocation and symbol type info.

18. In regards to claim 23, Hellestrand teaches the following limitations:

23. (Previously Presented) An apparatus comprising:  
a hardware/software co-simulator to retrieve state configuration information from a state server,  
the hardware/software co-simulator comprising:

simulation of at least one memory device by a logic simulator, the logic simulator comprising a memory interface model and a memory store;  
(Hellestrand, especially: Fig.1 and col.10, lines 15-35)

Examiner interprets that Applicant’s “logic simulator” corresponds to Hellestrand’s “Description of Target Circuitry” (Item 105, Fig.1).

Examiner interprets that Applicant’s “memory interface model” corresponds to Hellestrand’s “Memory model” (Item 122, Fig.1).

Examiner interprets that Applicant’s “memory store” corresponds to Hellestrand’s “host computer system” (col.10, lines 15-24). Hellestrand teaches (col.10, lines 15-24) that “... the hardware simulator provides for simulating at least some of the operations of the target memory by running a hardware model 122 of the target memory, with the contents of the simulated target memory stored in the host computer system.”

simulation of a microprocessor at least in part by a first bus interface model, the simulation of the microprocessor executing software stored in the simulation of the at least one memory device;  
(Hellestrand, especially: Fig.1 and col.9, lines 52-62 and col.10, lines 24-48)

Examiner interprets that Applicant’s “bus interface model” corresponds to Hellestrand’s “Bus model” (Item 124, Fig.1).

Examiner interprets that Applicant’s “... software stored in the simulation of the at least one memory device” corresponds to Hellestrand’s “Analyzed version of the user program” (Item 111, Fig.1 and col.9, lines 52-62).

Art Unit: 2123

Hellestrand teaches (col.9, lines 52-56) that "Processor simulator 107 simulates execution of a user program 109 on the target processor by executing an analyzed version of the user program 111 of the user program 109."

a first kernel managing access to the memory store; and  
(Hellestrand, especially: Fig.1 and col.9, line 65 to col.10, line 4)

Examiner interprets that Applicant's two "kernels" correspond to Hellestrand's "memory mapper" (Item 125, Fig.1).

a second kernel comprising a co-simulation manager and a memory manager; and  
(Hellestrand, especially: Fig.1 and col.9, lines 52 to col.10, line 15)

Examiner interprets that Applicant's two "kernels" correspond to Hellestrand's "memory mapper" (Item 125, Fig.1).

Hellestrand teaches (col.9, line 65 to col.10, line 4) that "... the processor simulator includes ... a memory mapper 125 that translates between host memory addresses and target memory addresses using memory mapping information 108 relating host addresses to target addresses."

Hellestrand also teaches the use of a "memory allocation simulator" (Item 123, Fig.1). Hellestrand teaches (col.11, lines 10-30) that "In the case the processor simulator includes the memory allocation simulator 123, analysis further includes inserting hooks in the user program to invoke the memory allocation simulator...".

Examiner interprets that these "hooks" correspond to symbol allocation and symbol type info.

a unified memory store, said hardware/software co-simulator to provide a client access to a server state of the state server within the unified memory store based on the state configuration information.

(Hellestrand, especially: Fig.1 and col.9, lines 52-62 and col.10, lines 24-48)

Examiner interprets that Applicant's "bus interface model" corresponds to Hellestrand's "Bus model" (Item 124, Fig.1).

Examiner interprets that Applicant's "... software stored in the simulation of the at least one memory device" corresponds to Hellestrand's "Analyzed version of the user program" (Item 111, Fig.1 and col.9, lines 52-62).

Hellestrand teaches (col.9, lines 52-56) that "Processor simulator 107 simulates execution of a user program 109 on the target processor by executing an analyzed version of the user program 111 of the user program 109."

19. In regards to claim 26, Hellestrand teaches the following limitations:

Art Unit: 2123

26. (Previously Presented) The method of claim 1, wherein the memory mapping comprises a plurality of memory addresses corresponding to the server state.

(Hellestrand, especially: Fig.1 and col.9, lines 52 to col.10, line 15)

Examiner interprets that Applicant's two "kernels" correspond to Hellestrand's "memory mapper" (Item 125, Fig.1).

Hellestrand teaches (col.9, line 65 to col.10, line 4) that "... the processor simulator includes ... a memory mapper 125 that translates between host memory addresses and target memory addresses using memory mapping information 108 relating host addresses to target addresses."

20. In regards to claim 28, Hellestrand teaches the following limitations:

28. (Original) The method of claim 1, wherein the state server comprises at least one component that contains and allows for exporting of the state configuration information to the client.

(Hellestrand, especially: col.9, line 22 to col.11, line 31)

21. In regards to claim 29, Hellestrand teaches the following limitations:

29. (Original) The method of claim 1, wherein the state server comprises a hardware process.

(Hellestrand, especially: col.9, line 22 to col.11, line 31)

22. In regards to claim 30, Hellestrand teaches the following limitations:

30. (Original) The method of claim 1, wherein the state server comprises a software process.

(Hellestrand, especially: col.9, line 22 to col.11, line 31)

23. In regards to claim 33, Hellestrand teaches the following limitations:

33. (Original) The method of claim 1, wherein the memory interface model represents input and output behavior of the at least one memory device.

(Hellestrand, especially: col.9, line 22 to col.11, line 31)

24. In regards to claim 34, Hellestrand teaches the following limitations:

34. (Original) The method of claim 1, wherein the simulation of the microprocessor comprises simulation at least in part by a first instruction set simulator.

(Hellestrand, especially: col.9, line 22 to col.11, line 31)

25. In regards to claim 35, Hellestrand teaches the following limitations:

35. (Original) The method of claim 34, wherein the first bus interface model represents input and output behavior of the simulation of the microprocessor.

(Hellestrand, especially: col.9, line 22 to col.11, line 31)

26. In regards to claim 36, Hellestrand teaches the following limitations:

36. (Original) The method of claim 34, wherein the co-simulation manager monitors transactions between the first instruction set simulator and the first bus interface model.  
(Hellestrand, especially: col.9, line 22 to col.11, line 31)

27. In regards to claim 37, Hellestrand teaches the following limitations:

37. (Original) The method of claim 1, wherein the first kernel and second kernel are the same kernel.  
(Hellestrand, especially: col.9, line 22 to col.11, line 31)

28. In regards to claim 38, Hellestrand teaches the following limitations:

38. (Original) The method of claim 34, wherein the hardware/software co-simulation further comprises a simulation of a digital signal processor, the digital signal processor having a corresponding address space and a corresponding symbol table.  
(Hellestrand, especially: col.9, line 22 to col.11, line 31)

Examiner finds this the "simulation of a digital signal processor" to be a case of intended use.

29. In regards to claim 39, Hellestrand teaches the following limitations:

39. (Original) The method of claim 38, wherein the simulation of the digital signal processor comprises simulation at least in part by a second instruction set simulator and a second bus interface model.  
(Hellestrand, especially: col.9, line 22 to col.11, line 31)

30. In regards to claim 40, Hellestrand teaches the following limitations:

40. (Original) The method of claim 34, wherein the hardware/software co-simulation further comprises a simulation of a generic co-simulation client, the generic co-simulation client having a corresponding address space and a corresponding symbol table.  
(Hellestrand, especially: col.9, line 22 to col.11, line 31)

31. In regards to claim 41, Hellestrand teaches the following limitations:

41. (Original) The method of claim 40, wherein the generic co-simulation client is simulated by a second instruction set simulator and a second bus interface model.  
(Hellestrand, especially: col.9, line 22 to col.11, line 31)

32. In regards to claim 42, Hellestrand teaches the following limitations:

42. (Original) The method of claim 1, wherein the memory manager manages access to the memory store by the second kernel.

(Hellestrand, especially: col.9, line 22 to col.11, line 31)

***Response to Arguments***

33. Applicant's arguments filed 7/28/2005 have been fully considered but they are not persuasive.

34. The Applicants presented arguments regarding the following limitation in claims 1 and 21 (see the Amendment filed 7/28/2005, pp.13-15):

"retrieving state configuration information from a state server of a hardware/software co-simulation".

The recitation has not been given patentable weight because the recitation occurs in the preamble. A preamble is generally not accorded any patentable weight where it merely recites the purpose of a process or the intended use of a structure, and where the body of the claim does not depend on the preamble for completeness but, instead, the process steps or structural limitations are able to stand alone. See *In re Hirao*, 535 F.2d 67, 190 USPQ 15 (CCPA 1976) and *Kropa v. Robie*, 187 F.2d 150, 152, 88 USPQ 478, 481 (CCPA 1951).

35. Applicants are also referred to MPEP § 2131 "Anticipation — Application of 35 U.S.C. 102(a), (b), and (e)", which states:

"The identical invention must be shown in as complete detail as is contained in the ... claim." *Richardson v. Suzuki Motor Co.*, 868 F.2d 1226, 1236, 9 USPQ2d 1913, 1920 (Fed. Cir. 1989). The elements must be arranged as required by the claim, but this is not an *ipsissimis verbis* test, i.e., identity of terminology is not required. *In re Bond*, 910 F.2d 831, 15 USPQ2d 1566 (Fed. Cir. 1990).



36. Examiner finds that Applicants' arguments regarding all claims are *ipsissimis verbis* tests. The prior art reference teaches the claimed subject matter, but uses different terminology.

37. Examiner's responses to Applicants' arguments are based on the Microsoft Press Computer User's Dictionary (1998), which provides the following definitions for the terms "event", "server", "state", and "status":

- a. "event" – "An action or occurrence, often generated by the user, to which a program might respond – for example, a key press, a button click, or a mouse movement." (See p.133).
- b. "server" – "2. On the internet or other network, a computer or program that responds to commands from a client." (See p.315).
- c. "state" – "See status." (See p.328).
- d. "status" – "The condition at a particular time of any of numerous elements of computing – a device, a communications channel, a network station, a program, a bit, or other element – used to report on or to control computer operations." (See p.328).

38. In regards to independent Claims 1 and 21, Applicants unpersuasively argue (Amendment filed 7/28/2005, pp.13-15) that Hellestrand does not teach:

"retrieving state configuration information from a state server of a hardware/software co-simulation" (emphasis added).

The Applicants admit (Amendment filed 7/28/2005, p.14) that Hellestrand teaches (at col.10, lines 4-14) teaches an interface mechanism for communication between a processor simulator (Fig.1, Item 107) and a hardware

simulator (Fig.1, Item 103) for communicating “events” requiring interaction between the processor simulator and the hardware simulator. These events include input/output instructions, or arithmetic exceptions during execution.

On the other hand, the Applicants unpersuasively argue (Amendment filed 7/28/2005, p.14) that “Hellestrand is not understood to describe anything suggesting state configuration information or a state server, much less retrieving state configuration information from a state server of a hardware/software co-simulation.”

Examiner interprets that Hellestrand’s “events” correspond to changes in state configuration information. The definitions of the terms “event” and “state” in the Microsoft Press Computer User’s Dictionary support this information.

Moreover, examine interprets that the behavior of the “processor simulator” in Hellestrand (at col.10, lines 4-14) corresponds to the definition of “server” in the Microsoft Press Computer User’s Dictionary. Therefore, the “processor simulator” is a “state server” as claimed in the instant application.

39. In regards to independent Claims 20 and 22, Applicants unpersuasively argue (Amendment filed 7/28/2005, pp.15-16) that Hellestrand does not teach:

“accessing a software state from a hardware simulation process in hardware/software co-simulation” (emphasis added)

or

“providing access to the software state to a client of the hardware/software co-simulation” (emphasis added).

Art Unit: 2123

Examiner believes that the discussion in the previous paragraph addresses this issue.

40. In regards to independent Claim 23, Applicants unpersuasively argue (Amendment filed 7/28/2005, p.17) that Hellestrand does not teach:

“a hardware/software co-simulator to retrieve state configuration information from a state server” (emphasis added)

or

“a unified memory store, said hardware/software co-simulator to provide a client access to a server state of the state server within the unified memory store based on the state configuration information” (emphasis added).

Examiner believes that the discussion in the previous two paragraphs addresses this issue.

### ***Conclusion***

41. The following prior art, made of record and not relied upon, is considered pertinent to applicant's disclosure.

42. U.S. Patent No. 6,651,225 to Lin et al. This patent teaches the following (col.112, line 59 – col.113, line 8. Emphasis added):

FIG. 51 shows the signals between the device driver and the reconfigurable hardware unit. The device driver 1171 provides the interface between the scheduler 1170 and the reconfigurable hardware unit 1172. The device driver 1171 also provides the interface between the entire computing environment (i.e., workstation(s), PCI bus, PCI devices) and the reconfigurable hardware unit 1172 as shown in FIGS. 45 and 46, but FIG. 51 shows the Simulation server portion only. The signals between the device driver and the reconfigurable hardware unit includes the bi-directional communication handshake signals, the unidirectional design configuration information from the computing environment

via the scheduler to the reconfigurable hardware unit, the swapped in simulation state information, the swapped out simulation state information, and the interrupt signal from the device driver to the reconfigurable hardware unit so that the simulation jobs can be swapped.

43. U.S. Patent No. 6,421,251 to Lin. This patent teaches the same exact subject matter as the above patent at col.88, line 59 – col.89, line 8.

44. U.S. Patent No. 6,389,379 to Lin et al. This patent teaches the same exact subject matter as the above two patents, at col.94, lines 13-29.

45. U.S. Patent No. 6,321,366 to Tseng et al. This patent teaches the same exact subject matter as the above patents, at col.96, line 61 – col.97, line 10.

46. U.S. Patent No. 6,134,516 to Wang et al. This patent teaches the same exact subject matter as the above patents, at col.87, line 58 – col.88, line 7.

47. U.S. Patent No. 6,026,230 to Wang et al. This patent teaches the same exact subject matter as the above patents, at col.86, line 61 – col.87, line 10.

48. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will

Art Unit: 2123

the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

***Correspondence Information***

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ayal I. Sharon whose telephone number is (571) 272-3714. The examiner can normally be reached on Monday through Thursday, and the first Friday of a bi-week, 8:30 am – 5:30 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Leo Picard can be reached at (571) 272-3749.

Any response to this office action should be faxed to (571) 273- 8300, or mailed to:


USPTO  
P.O. Box 1450  
Alexandria, VA 22313-1450

or hand carried to:

USPTO  
Customer Service Window  
Randolph Building  
401 Dulany Street  
Alexandria, VA 22314

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Tech Center 2100 Receptionist, whose telephone number is (571) 272-2100.

APG  
10/12/05

  
Paul L. Rodriguez 10/17/05  
Primary Examiner  
Art Unit 2125